

LIBRARY OF THE
UNIVERSITY OF ILLINOIS
AT URBANA-CHAMPAIGN

510.84

I&6r

no.111-130

cop.3



The person charging this material is responsible for its return to the library from which it was withdrawn on or before the **Latest Date** stamped below.

Theft, mutilation, and underlining of books are reasons for disciplinary action and may result in dismissal from the University.

To renew call Telephone Center, 333-8400

UNIVERSITY OF ILLINOIS LIBRARY AT URBANA-CHAMPAIGN

BUILDING USE ONLY

SEP 21 1980

SEP 20 1980

L161—O-1096



Digitized by the Internet Archive
in 2013

<http://archive.org/details/designofcircuits127smit>

610.84
IL6r
no. 127
cop. 3

DESIGN OF CONDUITS FOR THE PAINTER AIR ACCELERATION UNIT
REPORT NO. 127

DESIGN OF CONDUITS FOR THE PAINTER AIR ACCELERATION UNIT

by

R. C. Smith

REPORT NO. 127

August 31, 1962

URBANA, ILLINOIS

INTRODUCTION

The Modular Artificial Intelligence Unit (PAU), which has been described previously,¹ contains a central core of 1024 identical processing modules called "stalactites" arranged in a two-dimensional array with only local connectivity. Two possible hardware circuit realizations of the stalactite will be described here. Their architecture is not independent and other combinations of the component elements are also possible, though each as described follows a similar scheme of organization. Stalactites of either design will contain about 50 transistors, 20 diodes, 250 resistors, and 50 capacitors.

STRUCTURE ORGANIZATION

A schematic representation of the stalactite organization as shown in Fig. 46 is shown in Figure 1. Four salient features may be observed:

1. Eight input lines from which data from eight nearest-neighboring stalactites may be received.
2. An output capable of returning signals to these eight neighbors.
3. An input and output associated with register M, and used in communication to other devices, the Transfer Memory, and Pyramidal Readout.
4. A logic assembly controlled by 40 externally-selected control lines.

The majority of the control lines are common to all 1024 stalactites and are operated at the same time for each. Thus identical commands are given to all modules at once. However, the process which results in each may be different and depends in general on the behavior of the neighboring individual processors.

¹Ref. No. 22. The Design of a Pattern Recognition Digital Computer, by J. McCorquodale.

²Ref. No. 46. The Design of a Pattern Recognition Digital Computer with Application to the Automatic Scanning of Bubble Chamber Images, by P. McLearn and R. McLearn.

Each input to the selection, indicating one representing the index of the next output, is individually selected by INPUT SELECTORS. This selection may be made conditional or not on the contents of a corresponding flipflop, depending on the setting of the CONDITIONAL GATE line. In either case the result of selection is fed to an INPUT OR circuit, whose output may be gated via a COMPLEMENTED to the bank of ten flipflops or alternatively bypassed to the OUTPUT OR. The signal is gated to any or all of the seven destinations by the actuation of a gate control line common to all stages.

The required ferout and double gating of the flipflops is achieved by FLIPFLOP SIGNAL DRIVERS implied by the INCIDENT bus labelled in Figure 1.

The output of any flipflop may be selected and combined in an OUTPUT AND. The resulting information passing through the OUTPUT COMBINER circuit may be complemented or not before being combined with the busses from be input in the OUTPUT OR. The resulting signal feeds an OUTPUT DRIVER which in turn feeds the output lines.

Besides the normal gates on all flipflops and the cable drivers entry to the M flipflop, an additional set of BUBBLING GATES can control eight of the ten flipflops as a BUBBLING REGISTER.*

2.3 THE BUBBLING REGISTER CONNECTION

The BUBBLING GATES are controlled by UP and DOWN drivers which may be operated separately or simultaneously. In the restricted case that only time-separate actuation of the UP and DOWN drivers is allowed, the register is limited to the stacking operation only and the mechanism is termed STACKING GATES. In either case the action of the gates is inhibited by a zero on the INCIDENT BUS. Provided this bus is a one, the UP gate controls the transfer of information to a receiving flipflop from its neighbor below (having the next lower index) while DOWN controls transfer to a flipflop from its neighbor above. A truth table description of the required operation for separate UP and DOWN pulses is shown in Figure 2. In the event of an UP

* Report No. 122.

Initial State	Effective Drive	Final State (Joint)		Joint Final State (U Alone)	
		A	B	C	D
A	C	B			
B	C		D		
C	C			Guit	
D	C			UC	
E	C			Zero	
F	C			O	L
G	C			Leave	O
H	C			Alone	L
I	C			Leave	O
J	C			O/D	
K	C			O	
L	C			O	Leave
M	C			O	

pulse the receiving flipflop is gated to a 0 if its neighbor below is 0 and is otherwise left alone. In the event of a DOWN pulse the flipflop is gated to a 1 if its neighbor above is a one. The end conditions are equivalent to a "phantom" neighbor which will always gate the adjacent flipflop. If the flipflops are called A, B, C in descending order then in the event of a DOWN pulse B becomes $B' = A \vee B$ while in the event of an UP pulse B becomes $B'' = BC$.

In the simplest implementation of the desired Stacking action for separate UP or DOWN pulses it does not matter in which state the "receiving" flipflop already exists. If a gate to 1 should occur for example, the flipflop changes if it were originally 0, but though gated, stays the same if it were already a 1. However, if both UP and DOWN pulses are applied simultaneously, the receiving flipflop is subjected to conflicting demands for its final state. But if the gating action is made conditional upon the state of the receiving flipflop, such that it receives no gate if it is already in the state to which the gate would force it, then the behavior known as Bubbling* will result. Figure 2 gives a truth table for the behavior and Figure 3 illustrates the effect graphically.

In summary, upon simultaneous application of both UP and DOWN pulses, three cases may be distinguished depending on the response of the receiving flipflop to the pulses applied separately. a) neither causes reversal, b) only one causes reversal, c) either causes reversal. Simultaneous application of both UP and DOWN will reverse the receiving flipflop in case c but will leave it unaffected in a.



This discussion has thus far treated a single receiving flipflop gated on the basis of information from two adjacent flipflops. If these other flipflops are also a part of the same Bubble Register then they, too, will be gated by the UP and DOWN pulses and some difficulty may arise in determining the final state.

I.4 THE REQUIREMENTS OF A WORKING REGISTER

Though the required Stacking response to widely separated UP and DOWN pulses can be implemented in several fairly simple ways, the major

* File No. 63, Report No. 122.

A = AND
 S = SET
 R = RESET
 GATE LINE
 ADJUST WITH DISPLAY TO PERIOD
 SIMULTANEOUS APPLICATION OF
 GATE, SET, BUFFERING



requirements as well as the requirement coverage of a previous implementation, via the state of flipflop A being gating D00' to 0, or the zero state of flipflop C being gating D0' to 0. The ultimate current relationship of the stored information to the state of the flipflop will apply, in any particular alternate implementation a relatively direct coding connection to the (possibly) storage element. This is most save possible, and it is this way that the storage requirement to store the state of the storage element can come directly from a flipflop output. Thus in the present case such high-speed operation is desirable and when the required storage is large the need is limited directly by the design of the flipflop, its support level and load-handling capability.

This simple situation is to be contrasted to the case of what is called holding, response to simultaneous 0 and 1011 pulses is required. Here, as will be shown, temporary storage of a double-conditioned previous state is necessary, and the required logic shall nevertheless work correctly because input and outputs complement.

It is convenient to contrast the situations. Beginning now with the problem of design of simple, repetition-driven, consulting, binary counters, one must be more in debt than just say through a transition induced by one of the inputs that the flipflop is not loaded or "second-gated" by the other logic. In the work above concerned this problem is solved by making the drive gate logic equal to the flipflop regeneration time but also respond to the settling time. The flipflop's memory of the previous was focused in the consulting or open-up condition logic ensure that the flipflop were enabled will settle in the state opposite to that in which it began. More sophisticated counters like the gating action of providing information memory of the flipflop's initial state, so no initial charge is out of the existing extensibility. Since this initial charge must be reestablished before settling to make possible, false triggering due to long drive pulses to be avoided.

The same problem of false triggering is found in the double triggering storage for the case of summing logic. But, also, it will be necessary to provide temporary storage of the previous flipflop state as well as the state of adjacent flipflops, so the extent that these are concerned.

will give the successive memory cell contents. Notice, however, that the read operation does not require the memory cell to be written again or a previous reading. It requires that only a single column address be present in the read condition, so "read or not read," is quite unusual and straightforward. Therefore, the adjective "normal" when referring to the read or write element shall indicate that both the source flipflop / three word information brightness and the reading flipflop / the third information, are subject to the normal condition for a drive pulse (either D_1 or D_2) to produce a read of state to the reading flipflop.

3.2.3 USE OF ADDRESS WORD

Figure 3.4 illustrates a gating connection to a memory cell which will perform the required logic for the floating operation. The circuitry is simple and conventional, being related to that used to connect floating and latched cell data read to private right register devices.

3.3 STATE OF MEMORY

The primary information on temporary storage of the state in an unclocking flipflop, say A , is stored in capacitor C_1 . In the unselected state, with Q_1 and Q_2 drivers off, C_1 is charged positive through driver $Q_1A = 1$ or is charged negative via R_1 if $A = 0$.

During a write cycle the data & 4 valid positive pulse is applied to Q_1A bus, the conductive state of Q_1 will depend on the previous value of C_1 . If all conductive then the floating gate voltage of Q_1 will turn on and operation results safely. If during this write pulse, the state of Q_1 flipflop is also changed, the conduction of Q_1 is controlled due to the voltage of C_1 and the conductance of Q_1 .

2.2. Flight

The fuselage has been designed with respect to the aircraft's performance in a power supply situation of $\pm 5\%$. The maximum takeoff weight of the aircraft is 1000 kg . Since $V_{\text{max}} = T_{\text{max}}$, there have been taken to be 0.5 seconds, including constant deceleration time of the flight. It is above this that a T_{max} of 30 s . Part of this will however be attained via altitude control, T_1 , to the next step.

Inside the precisely defined Δt the v_0 or initial B_1 charged particles deposit on the ridge of C in the system, the peak current the also carries an important consideration. The magnitude of the available current, subject depends on the conductor by the value of the carrier speed, v_0 , negative B_1 , and the size of the coil former resistive. Though the system cannot be successfully, and in this case also must be unable to cause damage from the transmission line of current, it also provides an upper limit of 20 μA required to charge B_1 during the flighting regeneration time. The baseline value depends on the design of the ridge, and on the boundary condition of the flywheel.

3. Components

The values of B_1 and the voltage to the flight system are obtained by decomposing the trajectory time or the auto-starting time of C . This time is also a strong function of electron collection, being as such dependent on the extreme case of one thousand pulse and the position, position of the collecting in each thermal source. If v_0 is returned to 10 volts it gives a minimum flight duration and for a given discharge time requirement time need lead on the starting system. However, the current in B_1 to -10 volts can be suggested from the neighbouring flighting which is as in the case above, but it has been the failure trigger the flight. It appears to occur due to $B_1 = 1.5 \times$ connected to 10 volt is reasonable compared to other values of recovery, but much to the case constant of $1 \times B_1$ value.

From B_1 it must take to exceed B_1 positive time trajectory t_1 to t_2 and time to direct effect on flighting t_2 to order that no current transients occurs B_1 and v_0 in the event that V_{max} is 10 volt and V_{min}

at 2.3V. During the D₁ recovery, node C₁ is at 1/2 the peak voltage or 1.15 volts while D₂ can be guaranteed with a drop to -0.4 volts after 100 nsec. Thus even for the most optimistic case, $V_{CE(sat)} = 0.3$ volts and $V_{CE(sat)} + 0.4$ volts the drive on the flipflop base will not exceed 1.05 volts.

The Storage Capacitor:

The minimum D₁ pulse which the driver of Figure 5-13 will produce is 3.8 volts. The minimum pulsed voltage at the C₁ - D₂ node before cutoff results from the maximum diode drop and $V_{CE(sat)}$ voltages. It may be as low as negative $E_B = 0.5 - 0.6 = -1.1$ volts. Thus when the D₁ pulse is applied this node will tend to go up 1 nsec to +2.6 volts and the base of the collector transistor shall tend to +2.1 volts.

In order that the flipflop be gated properly the base must be held above ground for the regeneration time of about 40 nsec, supporting the load of E₁. After supplying the charge to D₁, the transistor base and the 1 microfarad coupling capacitor. Thus for a D₁ drive rise time of < 20 nsec, the voltage in E₁ about 1 nsec must be supported for about 40 nsec. Thus C₁ must supply ~ 150 pC for this reason. The stored charge in C₁ is ~ 2 pC and that in 2,000 series transistors with these operating conditions is $< 10^3$ pC. The charge required for a 0.5 volt change is 25 pC in 15 nsec. Thus, the total charge transmitted by C₁ must be less than 300 pC and C₁ = 350 pF should be adequate in view of the minimum 2.1 volts available.

Under the previous conditions one should investigate the recovery period which must be allowed between the finish of one UF/DOM pulse and the next. The maximum drive pulse available from the driver of Figure 5-13 depends on the -6 volt supply. The pulse varies from 4.5 to 5.3 on the supply voltage = 5.7 to -6.3. In order that the flipflop be unaffected by the drive pulse the capacitor voltage must begin sufficiently low that it will not cause D₂ to conduct even with the largest transistor base voltage. Thus the C₁ - D₂ node must remain below -0.6 - 0.2 or -0.4 volts and will therefore have been below -0.2 or -5.7 (depending on the supply voltage) before the D₁ pulse can be safely applied after a previous setting of the flipflop. Thus the C₁ - D₂ node must recover about 70 percent of the initial driving + 60% which can be accommodated in about 2.5 nsec (assuming an initial 500 nsec).

A simpler, though more expensive design is possible using three nodes to 4-volt in the flipflop collectors. In this case A_1 can be returned with no danger to +12 volts to produce a much faster transition recovery.

II.I.O DESIGN OF BUBBLING LOGIC

Figure 2-7 illustrates gating connections to a standard flipflop which will perform Bubbling logic. This circuit embodies an extension of the ideas described in connection with the Stacking Logic circuit design.

III.I MODE OF OPERATION

As in the case of Stacking Logic design, capacitor C_1 provides the temporary storage of the priming information, which, however, in this case is a function of the states of both the flipflop to be gated, B, and its neighbor, A. Because of its two binary inputs C_1 is required to store information related to four states, only one of which, the primed state, indicates that the flipflop will reverse in the event of a DOWN pulse, say. Referring to the voltage level of the nodes U and L at the upper and lower ends of capacitor C_1 , the gate conditions can be summarized as in Table I.

TABLE I

	Input from Adjacent Flipflop (A)	Input from Gated Flipflop (B)	Node U	Node L	
1)	-	+	-	+	
2)	-	-	-	-	unprimed state
3)	+	+	-	-	
4)	+	-	+	-	primed state

In the event of a positive going 500 μ s pulse case 4 or the third case is the only one for which conduction of D₂ and pulling of the D₁ output signal will occur. In cases 1 and 3, D₂ does not conduct when node U is at 0 and positive via D₄, while in case 2, though D₂ conducts, node U has been negative and the added pulse voltage at U will be insufficient to cause D₂ to conduct.

2.1.2 CIRCUIT DESIGN

The Flipflop

The flipflop design is similar to that used with stacking logic, though the load-driving requirements are more stringent. Each flipflop must support a minimum static load consisting of its own R₂ and the R₁ of the adjacent flipflop. The transient load present during the charging of C₁ is limited but may assume various values depending on the particular states of the flipflops.

The worst case occurs when the flipflop is gated directly by the signal gates shown in Figure 2-7, at a time when flipflop A, being a 1, is supplying the current in R₁ and flipflop B being a 1 has released the current in R₂. The maximum current, partly coupled through the storage capacitors of both flipflops, will be approximately $(12 + 6)/R_2 - 6/R_1 + (6 + 6)/R_1 + 12/R_2$ for 12- and 6-volt connections to R₁ and R₂ shown. Though, as in the case of the stacking logic design, the speedup capacitor C₂ is of some help, the charge rate of C₁ will be sufficiently slow as to require the major part of this current as static load-carrying capability in the flipflop.

Logic Components

The static design of the gating elements follows generally the same ideas as have been demonstrated with the Stacking Logic design. For the same reasons as previously stated D₁ is a silicon diode. A silicon diode is also used for D₂ where the added drop at very small currents allows the power system to support a larger part of the load of R₂ than it might otherwise do.

The Speedup Capacitor

A tolerance design for the determination of the value of capacitor C₂ will not be given here due to its length. For details see table 1-1.

to those discussed previously, though the existence of additional components in the driving path via D_3 , introduce sufficient variability that a conservative worst case design does not seem advisable. It would be reasonable to accommodate the unlikely event of accumulated tolerance which would be greatly reduced upon normal operation. As this seems to be a large price to pay, the recommended design will fail the usual worst case transient analysis. Though a value of $\frac{1}{2}$ of 150 μ s has been recommended, capacitors of one third this value were found satisfactory on a small scale test. The time for recovery of current before stacking/Bubbling operation can proceed is estimated to be approximately 100 nsec.

IV.0 DIRECT AND CONDITIONAL INPUT GATES AND INPUT OF

The two designs shown in Figures 1-1 and 2-1 for ORI function are similar in their use of diode input logic, and differ mainly in the technique of level shifting used. Gating is controlled by a separate diode gate for each signal input as well as by a CONDITIONAL INPUT CONTROL (Figures 1-1 and 2-2) which provides one of a pair of mutually exclusive signals to each input gate via resistors. With this control set to DIRECT, gating is straightforward. With the control set to CONTROLLED, another level of diode logic is caused to operate making the input gating additionally conditional upon the state of the corresponding register flipflop.

The result of gating a negative "1" is a negative voltage fed to the last stage of diode logic where a negative OR function of all gated inputs is formed and amplified.

IV.1 CIRCUIT DESIGN

The current level in the diode logic is established by the choice of the resistor labeled R_1 in Figures 1-1 and 2-1, which determines the minimum positive driving capability of the diode logic. Once this decision is made the negative driving characteristic must follow. It is important that a design able to support some negative load at the negative output

will supply considerably more current when tolerances are nominal or at their other extreme. This excess current, though perhaps unnecessary, must be supported by various gate, clamp diodes, saturated bypass, etc., and in this way is a powerful influence on the rest of the design. The excess current can be reduced if the load driving capability of the logic in the negative voltage direction is reduced, or alternatively it can be used to advantage in the present case to increase speed of operation. The former approach is followed by the circuit of Figure 1-1, the second by that of Figure 2-1.

In Figure 1-1 an emitter follower is used to drive the output transistor, supplying it a large turn-on drive, limited by the diode negative feedback, and controlling the turnoff drive from the 2.7K resistor to -6 volts. The base of the emitter follower is quite easy to drive, certainly in a static sense, and will require virtually no DC base current. Thus, the 8.2K resistor to -6 volts is used to supply leakage and stray capacity for positive gain analysis and represents the only static load for which the rest of the circuit must be designed.

In Figure 2-1 an NPN inverting circuit is used to drive the first output transistor. Though this configuration has considerable current gain it still requires a large static base current. This and various stray currents are supplied by the 5.1K resistor to -6 volts. The logic must be able to pull negative to the 5.1K as well as supply excess current for transistor turnoff. Since the voltage swing at the base is limited by the conducting diode and a bypass diode, charging of stray capacitance is not too important. Though the logic as designed will supply only 0.6 ma of turnoff current in the worst case, its nominal operation, and thus typical load will be much improved.

7. GATE AND CLIPS

Couple-out circuits (Figures 1-2, 1-7, 2-4, 2-11) are interposed in the signal path between the INPUT OR and Flip-flop gates and between the OUTPUT AND and OUTPUT OR circuits. Their function is the usual one of providing either the input signal, A_1 , or its complement as an output, \bar{A}_1 , under control.

$$I = 10 \times 10^3$$

Complementors of Type 1 and 2 differ somewhat in circuit detail, though the input and output complementors of each type are virtually the same. Each of the designs is based on $\pm 5\%$ power supplies, $\pm 10\%$ resistors, $|V_{eb}|_{sat} - |V_{ce}|_{sat} \leq 0.6$, $|V_{diode}| \leq 0.6$ and a minimum β as indicated adjacent to the transistor in the figures (either 20 or 30). In circuits of Type 1 over-current is supplied to a large degree by the speedup capacitor of $\pm 1 \mu F$. In those of Type 2 a speedup is not used, though the current levels could be reduced somewhat if it were. Because of the simple drive used in this case and the loading effects of the capacitors on the drive circuit as it falls negative, a smaller speedup capacitor $< 20 \text{ pf}$ would be most satisfactory.

VI. OUTPUT AND CIRCUIT

The OUTPUT AND Circuit shown in Figures 1-7 and 2-10 are identical directly to parts of the INPUT OR circuit of the same type. Since a negative OR doubles as a positive AND, the notation is consistent with positive "1" available from each flipflop's two side output.

Because of the simpler gating logic required, the diode gate input used in the INPUT OR can be replaced by a gate signal on the gate resistor. This simplification was not available at the input due to the need for conditional gating. The external community gating drivers used, can be identical to the input part of the CONDITIONAL GATE CONTROL of Figure 2-3.

VII. UP AND DOWN DRIVERS

Stacking Logic and to a lesser extent Stacking logic requires UP and DOWN drive signals of well-controlled amplitude, duration and rise time.

circuits. For this purpose see Figure 1-4 and 1-5, where the differences are related only to the input requirements of Type I and Type II circuits.

The signal output levels are controlled by saturating transistors and diode bypass where necessary. Regeneration, designed to operate as soon as the output signal begins to go positive, ensures a fast-rising edge. The regenerating capacitor also serves the purpose of pulse stretching so that the minimum length of the UP and DOWN driver can be assured by this means.

Diode inputs to the base of the output transistors allow the signal at the output of the INPUT COMPLEMENT circuit to inhibit the application of the UP/DOWN drives.

In order that the UP and DOWN drives be as nearly possible simultaneous for Bubbling Operation, a separate driver used to gate both UP and DOWN is incorporated.

VIII. CABLE DRIVERS AND TERMINATORS

A cable driver and a cable termination gate is required for output from and input to, flip-flop N. Circuits for these purposes are shown in Figures 1-8, 1-9, and 2-9.

The cable to be used has a 93 ohm nominal impedance and is matched at the receiving end by a 91 ohm termination. During the time for which the cable driver is on, the sending end is also matched. Signals of 2 to 3 volt nominal amplitude are transmitted in this way.

Two basic designs of terminators are shown. The diode-coupled design of Figure 1-9a presents only a small loading of the cable when gated and a negligible loading when not. Thus it may be used for multiple taps on a long cable if need be. The transistor-coupled design of Figure 1-9b presents a somewhat greater load to the cable which depends on the precise circuit configuration (Figure 1-9c). In the worst case shown the load may be as small as 300 ohms during gating but this should not cause serious reflections.

The gate drivers required by the stalactite board are many numbered. The majority of these drive resistor gates negative through a 10 volt swing, some operate via diodes at standard signal levels, while a single one used for flipflop gating in Type 2 circuits must go from zero to +5. Though the detailed designs are incomplete as yet and are not included in this report, they are generally similar to circuits which have been described, namely the Conditional Gate Control, Flipflop Signal Drivers, the Output Driver, etc.

By the use of currently available, medium power, silicon, npn transistors like the Motorola MM 408, semi-saturating drivers capable of 200 or 300 ma are easily designed, giving a fanout of perhaps 20 or so in the worst case. Because of the reasonably small fanout there should be no need for special cable or termination resistors.

Gate signals which are fed through diodes in the manner of logic signals constitute a rather special problem with respect to noise allowances. The noise margin allowed in the logic is small and consistent with the short distance over which a signal must travel from one stalactite board to the next. Gate signals on the other hand are less local and problems of inter-ground noise voltage, etc.. may exist. This is particularly important for the positive swing of signals derived from grounded emitter amplifiers. Accordingly the positive signal swing of this type of gate should be limited to about +1 volt or so.

X. EXPERIMENTAL VERIFICATION

Thus far, a complete Stalactite board has not yet been assembled. However, tests have been made to varying degrees on various component parts. The greater part of the effort thus far has been spent on developing an adequate Bubbling Logic system. The complexity of this part of the stalactite alone makes it extremely difficult to perform complete tests without a complex logical control. However, considerable success has been had using three and four coupled flipflops and special purpose test-pulse generating equipment.⁷ Since the complete findings of these experiments will be reported on elsewhere, a brief description of the measurement techniques and some results only will be described here.

⁷ Test equipment has been fabricated and tests performed by D. C. Hall.

A much more complex and unusual device was made. This device could be synchronized with a group of 1000 pulses. The number of pulses in each group was variable as was the overlap of the pulse train. An adjustment of the overlap in alternating sets of UP and DOWN pulses could be preceded by some adjustable number of either alone. During the blank period between pulse groups the flipflops could be reset to any desired initial state. Thus it was possible to control fully a great many pulse sequence of interest while observing flipflop behavior. Of course, in addition to the possibility of alternating pulses, overlapping pulse trains were easily generated. In this way the response of the register to "simultaneous" pulses could be observed.

Initial experiments were done on several different designs of Bubble Logic in which the final design of Figure 2-7, for example, is used. The designs for which most data is available differed from that of Figure 2-7 in the respect that the impedance level was generally higher by perhaps 50 percent and the storage capacitors were disproportionately lower. There is no very valid reason, in hindsight, for lowering the impedance level of the circuit to that of Figure 2-7. A marginal improvement in speed, low noise susceptibility and increased power consumption seem to be the only important factors.

Measurements on the prototypes indicated that simultaneous operation was possible for UP and DOWN drives coming within 60 nsec of each other and that alternate pulse operation was guaranteed for pulses farther than 270 nsec apart, using a 70 nsec pulse width. This measurement compares reasonably with the critical time constant of about 300 nsec for the particular circuit. The flipflop settling time measured from 10 percent in. to 90 percent out of the last moving collector was 65 nsec.

Though some confidence has been achieved by measurements of this limited sort, no means is presently available for detecting false operation which may occur randomly and/or at a low rate. A device is soon to be constructed, with similar circuitry to those already used, to make clock pulse generation conditional upon the correct flipflop having operated during the last clock pulse. Thus when the cycle stops due to failure of offending flipflop and triggering condition may be detected.

the output of the driver stage of each section and the output of the driver stage of the output driver. The output driver is also required to respond to negative edges of the input to the input of the first section. Short times corresponding to the pulse period are similarly deposited in the system delay.

It was found that for all possible conditions of logic level assignments to the DIP IC influencing the total operation time of the CMOS IC, the total recovery time from 50 percent logic to 50 percent of the output of the OUTPUT DRIVER was less than 95 nsec. The operation time of the INPUT IC was measured to be about 40 nsec and 50 percent logic to 50 percent output. These measurements were taken with a single input having three raised pulses to simulate other inputs. The OUTPUT DRIVER was included, though measurements were made with three 11.5 pf probes on the output of the INPUT and OUTPUT DRIVER and the OUTPUT DRIVER.

Conclusion

Designs have been discussed for the dualistic digital logic operation based on two design philosophies. However, a decision regarding the electronic design of the two circuits must come from either large scale use.

The DIP IC design or FLASH-THROUGH operation has been shown to be quite fast (< 90 nsec) in Type I circuits. This would indicate the perhaps a reduction in current levels might be possible without degrading speed. On a scaling perspective, circuit require little redesign.

Estimated times of propagation of isolated sections of the circuits indicate that the signal propagation from the input, through the driver and to the output should be about 100 nsec.


A complete substrate with P-channel logic can be implemented with transistors, 24 resistors, 25 transistors, and 15 capacitors. In Type II circuits, 11 transistors alone (using 40 transistors), 100 diodes, 0 resistors and 15 capacitors would be needed.

If the 6 resistors and 15 additional GAN capacitors were removed, the unisolated Gates on the logic 0 were eliminated and the last driver

GATE



COMPLEMENT
DIRECT




SIGNAL
FROM
INPUT OR
(Fig. 1-1)



INPUT COMPLEMENT GATE


Fig 1-2


ANALOG
ELEMENT
(A2)



REGISTER FF SIGNAL DRIVERS


Fig 1-3





Q FLIP FLOP



OUTPUT
ANALYSIS
(Fig. 10.10)



T FLIP FLOP

INPUT
CHARACTERISTICS
(Fig. 10.11)

REGISTER FLIPFLOP WITH BUSYLINE AND DIRECT INPUT DATA



FROM
CONDITIONAL
GATE
CONTROL
(Fig 2-2)

DIODES

—►—
IN1955

—○—
T1S1

TRANS.

PNP

2N965

NPN

2N 797


NUMBER NEXT TO TRANSISTOR
INDICATES MINIMUM β FOR DESIGN



GIVES NOMINAL SIGNAL SWING

INPUT OR GATE

Fig 2-1



NOT COMPLEMENT GATE

Fig. 2-3


卷之三

SIDE OUTPUT
FOR STORING

TO ADJACENT FF

FROM ADJACENT FF

(Fig. 2-6)



O GATE m
SELECT -6

O FROM ADJACENT FF

TO ADJACENT FF O OUTPUT

O SIDE OUTPUT
FOR STORING 1
(Fig. 2-11)

DRIVE D
-2

-6

REGISTER FLIPFLOP 1-8
WITH SWEEPING AND
DIRECT INPUT GATES

DOWN DRIVE D
(Fig. 2-5)






Fig 2-8




OUTPUT CABLE DRIVER




M-EF CONNECTIONS

Fig 2-9




OUTPUT AND GATE

Fig 2-10



OUTPUT COMPLEMENT GATE, OUTPUT OR, AND
OUTPUT DRIVERS

Fig 2-11




* PRECISION 1% METAL FILM
DESIGN 3%

+ SELECTED FOR HIGH β , LOW V_{eb} fwd AT 40 ma
DESIGN $\beta = 30$
 $V_{eb} = .3$ TO .6 AT 40 ma

-2 VOLT SUPPLY

Fig 2-12



OUTPUT CIRCUIT FOR
STACKING LOGIC UP/DOWN DRIVER

Fig 2-13

WHEN
PNP 2N
NPN 2N
RESIST


NOTES
DIODE
DIODE
ZENER

INPUT O

CONDITI
CONTRO

FROM
EXTERNAL
DRIVER

OUTPUT AND, COMPLEMENT GATE, OUTPUT OR,
OUTPUT DRIVER







P&U STALACTITE BOARD

10-10-62

WHEN NOT SPECIFIED
PNP 2N965
NPN 2N797
RESISTORS 1/4 W

NOTES
DIODE IN955
DIODE 7151
ZENER 5.5V



ERRATA TO REPORT NO. 127.

In Report No. 127, the fold-out schematic of the entire stalactite contains several errors in the gating circuits between the flipflops of the Stacking/Bubbling register. The schematic, as shown, indicates that the "1" side of flipflop N gates down to the base of the "1" side of flipflop (N + 1). It also shows the "0" side of flipflop N as gating up to the "0" side of flipflop (N - 1).

Actually, however, as indicated in the correction, each flipflop's collector gates to the "opposite" base of the appropriate flipflop. Changes are indicated by a dashed (-----) line.



UNIVERSITY OF ILLINOIS-URBANA
510.84 IL6R v.1 C002 v.111-130(1961)
Some memory elements used in ILLIAC II /



3 0112 088404147